## **Logic Definitions**

DNF

Literal Boolean variable

Conjunction of all variables Minterm

complemented or otherwise Disjunction of all minterms

Disjunction of all variables Maxterm complemented or otherwise

CNF Conjunction of all maxterms Term covers a minterm if that Cover minterm is part of the tem

**Implicant** A product term T is an implicant of

a formula G iif G is true for all input

combinations that make T true

A product term T is a prime Prime

implicant of a formula G iif T is an **Implicant** 

> implicant of G and no proper subterm of T is an implicant of G

Essential A prime implicant which covers a Term minterm that no other prime

implicant covers

A minimum set of prime implicants Covering which includes all essential terms Set Static Output glitches but returns to the

original level Hazard

Output changes state but glitches Dynamic

Hazard during the change

## **Circuits**


**Fast Carry** Adder

 $g_n = a_n b_n, p_n = a_n + b_n$  $c_{n+1} = g_n + p_n.c_n \Longrightarrow$ 


 $c_{n+2} = (g_{n+1} + p_{n+1}.g_n) + (p_{n+1}.p_n).c_n$ 

**RS Latch** 

D Latch



D Flip Flop



Or alternatively two clocked RS latches in series.

Obscure Sync. Flip **Flops** 

J	K	Ò
0	0	Q
0	1	0
1	0	1
1	1	!Q

T	Q'
0	Q
1	!Q

## **State Machines**

**Finite** Deterministic circuit producing outputs dependent on its internal State

Machine state and external inputs

Set of internal memorized values, States

shown as circles on diagrams

External stimulus to the machine, **Inputs** 

shown as arcs on diagrams

Results from a FSM, associated Outputs

with a state (Moore) or a function

of the state and inputs (Mealy)


Reset or self starting Start Up

Shift, sequential, sliding, one hot State

**Encoding** 

**Building Gates From Transistors** 

**FETS** 



## **Programmable Logic Devices**

ROM Implements table lookup O(m\*2<sup>n</sup>) Selectively remove connections in PAL NOT, AND and OR planes, scale

with number of terms not states