

Stack Machines	Operand stack to replace accumulator More intermediate results within the CPU -> less memory access required Code density, can reuse to implement recursion Fits naturally to equations (reverse Polish notation)	Victim	location As direct mapped but with a one line buffer to store the last line overwritten
Reg. Machines	Small, fast local memory for intermediate results Practical for small memories to be multiported (allows for parallelism in CPU)	Cache Line Replacement	Only applied to set/fully associative caches, clearly LRU: requires more info. NLU: pass the "potato" on if a cache line is accessed Random: simple, works well
Amdahl's Law	$\text{speedup} = \frac{\text{entiretask perf w/ enhance.}}{\text{entiretask pery w/outenhance.}}$	Writes	If data is already in the cache then write over it If not in cache then either fetch on write / write around
CISC	Make common case fast Eliminate the semantic gap Instruction usefulness limited or so general it is slow	Write Through	Data is written to both cache and lower level memory Common on multiprocessor systems for cache coherency Use bus snooping on SMP (does not scale > 2 CPUs)
Exceptions	Hardware (e.g. divide by 0) Software (e.g. SWI #) Invoke exception handler	Write Back	Data is written to cache only Written to main memory upon replacement, can use dirty bit to prevent this when it is unnecessary
Memory	SRAM: maintains store when provided with power 4-6 transistors per bit, fast DRAM: requires refreshing 1 transistor per bit, fairly fast	Write Buffer	Avoid CPU stalling by buffering writes Also perform write merging: can take advantage of burst
Latencies	Register file: 1 cycle L1 cache: 1-3 cycles L2 cache: 3-9 cycles Main memory: 10-100 cycles Note that DRAM can do burst reads and writes: 2-8 cycles Hard disk: 10^6 cycles!	Virtual and Physically Addressed	V + P addresses only differ in upper bits, if cache is no bigger than a page then can use lower bits of V to access the cache without conflict Otherwise use P address for cache or access with V and use P (concurrently found) to compare tags in cache Still have problems with aliasing of P addresses in V Cache recent translations Fully associative cache TLB miss must be looked up Potential control hazard
Locality	Temporal: access recently used memory again soon Spatial: access close to recently used memory soon	TLB	
Cache Line	Group of around 4 neighbouring words stored	Pipelining	Increases frequency and latency (due to latch time) Best to make pipeline stages of similar length
Fully Associative	Store any word anywhere in the cache, lookup by address Huge overhead involved!	Exceptions	Imprecise: deep pipeline Precise: when you want OS to be able to restart it
Direct Mapping	Use part of the address to map onto a cache line Compare tag / valid flag in line to determine if it really caches the address Behaves badly when using data from overlapping addr.	Instruction Replays	Only find out about cache misses in next stage!
Set Associative	As direct mapping, but with a set of cache lines at each		

	<p>This means that the pipeline has advanced too far: must replay instructions to give cache hardware more time</p> <p>While waiting for cache, refill the pipeline with instructions from the I-cache</p>
Control Hazard	<p>Caused by branching and not clearing the pipeline</p> <p>Could document behaviour and use branch delay slots</p>
Data Hazard	<p>Caused by not taking account of results yet to be written back that is still in other pipeline stages</p> <p>Use feedforward/bypass</p> <p>Sometimes have to stall pipeline if later instructions depend on e.g. memory fetches: can introduce bubbles, so minimise this</p> <p>Could document behaviour and use load delay slots</p> <p>Otherwise have hardware detect it (e.g. scoreboard)</p>
Parallel	<p>Synchronous communication</p> <p>Timing assumption can be violated by skew: doesn't work for high f or long s</p>
Serial	<p>Asynchronous transmission</p> <p>Use 8B/10B coding to guarantee the run length (allows clock recovery), DC balance (allows AC coupling)</p>
Control Flow	<p>Concurrency simulated via interrupts / scheduler</p> <p>Has to throw away register file, disrupt caching/pipeline</p> <p>Load operations cause stall</p>
Data Flow	<p>Model dependency graph in CPU, execute it concurrently</p> <p>Inherently concurrent and latency tolerant</p> <p>Easy to take advantage SMP</p> <p>Too much concurrency, so assignment is a problem</p> <p>Makes I/O difficult</p> <p>Ineffective use of very local storage (e.g. register, stack)</p> <p>Scheduling policies simple</p>

More information may be needed, check what the exam questions ask on this ☺